

## Claims

What is claimed is:

1        1. A method for implementing atomic data tracing in a processor  
2 system including an auxiliary processor unit coupled to a central processor  
3 unit (CPU), using the auxiliary processor unit (APU) to perform the steps of:  
4           identifying a trace instruction;  
5           signaling the CPU with a pipeline stall signal for stalling the CPU;  
6           checking for an enabled trace engine for said trace instruction,  
7           writing trace data into a trace buffer responsive to an identified  
8 enabled trace engine for said trace instruction; and  
9           signaling the CPU with an op done signal for allowing the CPU to  
10 continue with instruction processing.

1        2. A method for implementing atomic data tracing as recited in  
2 claim 1 wherein the step of writing trace data into said trace buffer includes  
3 the step of utilizing a set of device control registers (DCRs) accessible by the  
4 APU to determine where to write said trace data in said trace buffer.

1        3. A method for implementing atomic data tracing as recited in  
2 claim 2 wherein said set of device control registers (DCRs) include a trace  
3 buffer pointer register for storing a base address of said trace buffer and an  
4 offset indicating a current trace buffer entry.

1        4. A method for implementing atomic data tracing as recited in  
2 claim 3 wherein the step of writing trace data into said trace buffer includes  
3 updating said offset into said current trace buffer entry of said trace buffer  
4 pointer register.

1        5. A method for implementing atomic data tracing as recited in  
2 claim 3 wherein said set of device control registers (DCRs) include a base  
3 address mask register storing a mask indicating which bits in said trace  
4 buffer pointer register hold said base address and which hold said offset;  
5 said base address mask register used to determine a wrap point of said  
6 trace buffer.

1       6.     A method for implementing atomic data tracing as recited in  
2 claim 3 wherein said set of device control registers (DCRs) include a control  
3 register storing an enabled bit indicating whether or not said trace engine for  
4 said trace instruction is enabled, said enabled bit being used for allowing  
5 data tracing to be turned on and off on the fly.

1       7.     A method for implementing atomic data tracing as recited in  
2 claim 6 wherein said control register includes a time stamp value indicating  
3 whether or not a time stamp should be traced; and wherein the step of  
4 writing trace data into said trace buffer includes writing a time stamp with  
5 said trace data responsive to said control register time stamp value.

1       8.     A method for implementing atomic data tracing as recited in  
2 claim 6 wherein said control register includes a number field indicating a  
3 number of bytes to be traced; and wherein the step of writing trace data into  
4 said trace buffer includes updating said offset into said current trace buffer  
5 entry of said trace buffer pointer register by said number of bytes.

1       9.     A method for implementing atomic data tracing as recited in  
2 claim 3 wherein said trace instruction includes a number field indicating a  
3 number of bytes to be traced; and wherein the step of writing trace data into  
4 said trace buffer includes updating said offset into said current trace buffer  
5 entry of said trace buffer pointer register by said number of bytes.

1       10.    A method for implementing atomic data tracing as recited in  
2 claim 3 responsive to identifying no enabled trace engine for said trace  
3 instruction, signaling the CPU with said op done signal for allowing the CPU  
4 to continue with instruction processing without writing trace data.

1        11. Apparatus for implementing atomic data tracing in a processor  
2 system including an auxiliary processor unit (APU) coupled to a central  
3 processor unit (CPU), said apparatus comprising:

4              a trace engine; said trace engine including a set of device control  
5 registers (DCRs) accessible by the APU, and a trace buffer;  
6              a trace instruction; said trace instruction including encoded first and  
7 second general purpose registers (GPRs), said first GPR containing an  
8 index to said trace engine DCRs and said second GPR indicating a first GPR  
9 containing data to be written into a current trace entry in said trace buffer;  
10          the APU processes said trace instruction performing the steps of  
11 signaling the CPU with a pipeline stall signal for stalling the CPU; responsive  
12 to identifying an enabled trace engine for said trace instruction, writing trace  
13 data into said trace buffer; and signaling the CPU with an op done signal for  
14 allowing the CPU to continue with instruction processing.

1        12. Apparatus for implementing atomic data tracing in a processor  
2 system as recited in claim 11 wherein said set of device control registers  
3 (DCRs) include a trace buffer pointer register for storing a base address of  
4 said trace buffer and an offset into a current trace buffer entry; a base  
5 address mask register storing a mask indicating which bits in said trace  
6 buffer pointer register hold said base address and which hold said offset;  
7 said base address mask register used to determine a wrap point of said  
8 trace buffer; and a control register storing an enabled bit indicating whether  
9 or not said trace engine for said trace instruction is enabled, said enabled bit  
10 being used for allowing data tracing to be turned on and off on the fly.

1        13. Apparatus for implementing atomic data tracing in a processor  
2 system as recited in claim 12 wherein the APU updates said offset to said  
3 current trace buffer entry of said trace buffer pointer register for each trace  
4 data entry written to said trace buffer.

1        14. Apparatus for implementing atomic data tracing in a processor  
2 system as recited in claim 12 wherein said control register includes a time  
3 stamp value indicating whether or not a time stamp should be traced; and  
4 the APU writes a time stamp with said trace data responsive to said control  
5 register time stamp value.

1        15. A computer program product for implementing atomic data  
2 tracing in a processor system including an auxiliary processor unit (APU)  
3 coupled to a central processor unit (CPU), said computer program product  
4 including instructions executed by the processor system to cause the  
5 processor system to perform the steps of:

6              defining a trace buffer and a set of device control registers (DCRs)  
7 accessible by the APU to create a trace engine;

8              providing a trace instruction; said trace instruction including encoded  
9 first and second general purpose registers (GPRs), said first GPR containing  
10 an index to said trace engine DCRs and said second GPR indicating a first  
11 GPR containing data to be written into a current trace entry in said trace  
12 buffer; and

13              utilizing the APU for processing said trace instruction by performing  
14 the steps of: signaling the CPU with a pipeline stall signal for stalling the  
15 CPU; utilizing said set of DCRs, checking for an enabled trace engine for  
16 said trace instruction; and responsive to identifying an enabled trace engine  
17 for said trace instruction, writing trace data into said trace buffer; and  
18 signaling the CPU with an op done signal for allowing the CPU to continue  
19 with instruction processing.

1        16. A computer program product for implementing atomic data  
2 tracing as recited in claim 15 wherein the step of defining a set of device  
3 control registers (DCRs) accessible by the APU to create a trace engine  
4 includes the steps of defining said set of DCRs including a trace buffer  
5 pointer register for storing a base address of said trace buffer and an offset  
6 into a current trace buffer entry; a base address mask register storing a  
7 mask indicating which bits in said trace buffer pointer register hold said base  
8 address and which hold said offset; said base address mask register used to  
9 determine a wrap point of said trace buffer; and a control register storing an  
10 enabled bit indicating whether or not said trace engine for said trace  
11 instruction is enabled, said enabled bit being used for allowing data tracing  
12 to be turned on and off on the fly.

1           17. A computer program product for implementing atomic data  
2 tracing as recited in claim 16 wherein the step of writing trace data into said  
3 trace buffer includes updating said offset to said current trace buffer entry of  
4 said trace buffer pointer register for each trace data entry written to said  
5 trace buffer.

1           18. A computer program product for implementing atomic data  
2 tracing as recited in claim 16 wherein the step of writing trace data into said  
3 trace buffer includes checking a time stamp value in said control register  
4 indicating whether or not a time stamp should be traced; and the APU writes  
5 a time stamp with said trace data responsive to said control register time  
6 stamp value.